ABSTRACT -The NA62 experiment at the CERN SPS aims at measuring the Branching Ratio of the very rare kaon decay K + ⟶ ¼ + º º collecting ~100 events with a 10% background in two years of data taking. Since an high-intensity kaon beam is required to collect enough statistics, the Level 0 trigger plays a fundamental role in the data taking. The trigger collects data from various calorimeters, identifies electromagnetic clusters and their position, fine-time and energy are combined for the trigger decision.
L0TP
• 13000 LKr analog channels are digitized by CREAMs (Calorimeter Readout Modules) with 14-bit ADCs at 40 MHz. This is done, similarly, for MUV1, MUV2 and SAV.
• 864 trigger sums (1 trigger sum = 4x4 calorimeter cells, blue square in the picture) are sent from the CREAMs to the trigger over serial links. 
Dataflow 8 tiles x 16bit @ 40MHz
The picture shows 14 of the 28 boards of the 1 st level with Ethernet cables used as transmission link for the serialize data. In this stage a peak-finder logic detects peaks in the input channels (threshold, time and spatial criteria, see sketch) and then a parabolic fit around the maximum is performed to get an estimation for the energy deposit. Each board receives one vertical slice (32 triggers sums, see blue squares on the left scheme) of the calorimeter and can then fully resolve clusters along this direction.
12 sub-detectors, ~ 80 000 channels, 25 GB/s raw data.
Three trigger levels: The trigger collects data from the electromagnetic calorimeters Liquid Krypthon and SAV (covering up to 8.5 mrad) and from the hadronic calorimeters Muon Veto 1 and 2. This allows to directly target the K + ⟶ ¼ + º º physics channel by requiring a minimum energy in the hadronic calorimeters MUV1-2 and by vetoing the high photon background on the electromagnetic calorimeters.
TI DS92LV16 deserializers TI DS15EA101 equalizers
input serialized output The TX board for internal data transmission between the TEL62 boards (RX on the right). A Stratix II device buffers data and send them (DDR) to two serializers. The data are redundantly transmitted on both links at 3.3 Gbps (48 bit @ 70 MHz).
The RX board for internal data transmission between the TEL62 boards (TX on the left). Four links per board are deserialized by a TI DS90CR486 (48 bit @ 70 MHz).
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The picture shows the crate with the 8 boards of the 2 
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